

FIG 1.





FIG 2.






Fig 4.



FIG 5.

WIF2TB Flow Diagram

=====

/-----\
| Start |----- S1
/-----\

Stage 0 ----- Binary represntation = 000000 ----- Stage 0

/-----\----- S2
| Read WIF | DBmain = WIF data
/-----\

Stage 1 ----- Binary represntation = 000001 ----- Stage 1

/-----\----- S3
| Weaken BIDs | 0 = L, 1 = H, X = W
/-----\

Stage 2 ----- Binary represntation = 000010 ----- Stage 2

/-----\----- S4
| Write out VHDL TB | VHDL = DBmain
| Write control file | Tracing = none
/-----\ Model in WORK cellname_pack

/-----\----- S5
| Analyse VHDL TB | VSS = VHDL
/-----\


/-----\----- S6
| Simulate VHDL | OW +? REAL = VSS
| Convert Results | WIFhdl = OW +? REAL
| Check Assertions | Stop if errors/known assertions
/-----\

/-----\----- S7
| Read WIF | DBslave = WIF data
/-----\


/-----\----- S8
| Copy O/P patterns | DBmain(o/p) = DBslave(o/p)
/-----\

/-----\----- S9
| Expand Level Xs | X = OM1 ?
/-----\


Stage 4 ----- Binary representation = 000100 ----- Stage 4




Stage 8 ----- Binary representation = 001000 ----- Stage 8



Stage 16 ----- Binary representation = 010000 ----- Stage 16



Stage 32 ----- Binary representation = 100000 ----- Stage 32



Verify ELDO
Results

DBmain =?= DBslave
for o/p using ELDO verifier

The End